Optiver interview question

debugging RTL code in systemverilog