Intellect Design Arena interview question

Write counter using systems verilog