Tubitak Bilgem interview question

What would you do to decrease the WNS in your FPGA design?