What is Continuous Assignment in verilog?

Question

Anonymous · Accepted Answer

Continuous Assignment is a way to continuously assign values to a wire or reg in Verilog. It is typically used for describing combinational logic and is specified using the assigned keyword.

Synopsys

Synopsys interview question

Interview Answer

Want the inside scoop on your own company?

Bowls

Followed companies

Job searches