AMD interview question

STA, timing, uvm, system verilog