Capgemini Engineering interview question

RTL design verification Tools Verilog