Broadcom interview question

Gate level simulation, UVM, system verilog