SIMEN interview question

Design verification tools, UVM, testing tool, random, systems Verilog concept.