Synopsys interview question

Design FIFO module control for synchronous write and asynchronous read with given constraints (full, empty, etc)