Renesas interview question

Blocking vs Non Blocking FSM Design Verilog snippets CDC RDC Computer Architecture