Eximius Design interview question

Basic system Verilog and uvm.