Eximius Design interview question

Basic digital verilog system verilog uvm